

769. A circuit for single-bit programming a memory word stored in a plurality of elementary cells, in non-volatile memory electronic devices, being of a type which comprises, for each elementary memory cell included in said memory word, at least one comparator having a first input connected to a read circuit, for reading the contents of said memory word, and a second input receiving data corresponding to a bit to be stored into said memory word,

at least one transistor driven from a first output of the comparator to indicate a need to have said memory word re-programmed, and

at least one logic gate incorporated to the comparator to produce, at a second output, a signal enabling an n-th cell in said memory word whose programming has been found incorrect by the comparator to be re-programmed.--

REMARKS

The present application, at page 11, lines 27-31, incorporates by reference another application entitled "Multi-State EEPROM Read and Write Circuits and Techniques", filed on the same day as the initial parent to the present application, namely April 13, 1989, by Sanjay Mehrotra and Eliyahou Harari, two of the inventors who are also named in the present application. This incorporated application is Serial No. 07/337,579, now abandoned, continuations-in-part of which have issued as patents nos. 5,163,021 and 5,172,338. The present amendment inserts a majority of the incorporated Serial No. 07/337,579 into the present application in order to support claims based thereon that are also being added by this Preliminary Amendment.

Therefore, essentially all of the Summary of the Invention, Brief Description of the Drawings and Description of the Preferred Embodiments sections of Serial No. 07/337,579 are being added to the present application. In the course of doing so, the patent numbers for referenced applications have also been added. A major revision that has been made to this added text is a change in the drawing figure numbers. Figures 1-17 of Serial No. 07/337,579 are being renumbered herein as figures 9-25, respectively, in order not to use any of the same figure numbers previously used in the present application. Tables 1 and 2 of the incorporated application have also been relabeled as figures 26 and 27, respectively. Further, the reference numbers of the drawings have been changed by adding 1000 to the reference numbers of the figures being incorporated from Serial No. 07,337,579, in order to avoid duplicating the reference numbers already used in the original figures

of the present application. Corresponding changes have been made to the text of Serial No. 07/337,579 that is being inserted into the present application.

The claims being substituted into this application are being copied from patent no. 5,687,124 of Golla et al., granted November 11, 1997. Newly substituted claims 63-69 are exact copies of claims 1-4 and 9-11, respectively, of the Golla et al. patent.

A prompt examination and allowance of the present continuation application is solicited.

Dated: November 9, 1998

Respectfully submitted,

Gerald P. Parsons

Gerald P. Parsons, Reg. No. 24,486
MAJESTIC, PARSONS, SIEBERT & HSUE PC
Four Embarcadero Center, Suite 1100
San Francisco, CA 94111-4106
Telephone: (415) 248-5500
Facsimile: (415) 362-5418

Atty. Docket: HARI.006USU

00000000000000000000000000000000